With the progress of the current 5g era and the promotion speed of AI, mrfr predicts that FPGA is expected to reach about $12.521 billion in 2025. In 2013, the global FPGA market scale was US $4.563 billion, and by 2018, the global FPGA market scale slowly increased to US $6.335 billion.

For the global FPGA market distribution, by region, the largest is the Asia Pacific region, accounting for 39.15%, North America 33.94% and Europe 19.42%. By 2025, the proportion of the Asia Pacific region will continue to increase to 43.94%, mainly because the main growth of the downstream application market in the future is mainly concentrated in the Asia Pacific region.

With the development of 5g Dongfeng FPGA, it will achieve high speed

5g will bring 1.5 times the number of base stations, 2 times the silicon content and 1.3 times the market share, which is expected to increase the opportunity income of Xilinx cable and wireless business group to 3-4 times that of 4G era. No matter who takes the lead in adopting the new technology, its design will win and bring about the increase of market share.

At 28nm, Xilinx beat Altera by a narrow margin. For Xilinx, this is the first time it designs products on the process node of TSMC, so the first victory is very important. By 20 nm, Xilinx had opened the advantage gap with Altera, forcing Altera to turn to Intel’s 14 nm.

With the development of 5g Dongfeng FPGA, it will achieve high speed

Xilinx has made persistent efforts to lead the market again with TSMC’s 16nm, while Altera’s 14nm devices have been delayed again and again. When Intel and Altera’s 14 nm devices finally came out, because its products were very competitive in terms of density, performance and price, it ignited the war between the already subsided FPGA giants again.

Intel’s 10 nm is still delayed, which makes Xilinx occupy the leading position in the FPGA market since Altera was acquired. Of course, in addition to the cloud market concerned by Intel. The competition between FPGA and ASIC will continue. However, at 7 nm, the speed and density of FPGA are greatly improved and the power consumption is lower. Therefore, this competition pattern may change, especially in the SOC prototype and simulation market divided equally by ASIC and FPGA.


Leave a Reply

Your email address will not be published. Required fields are marked *